Packet switches and routers have grown in both size and capacity to handle delay-throughput performance, in order to keep pace with the exponential growth in networks and internet data traffic, especially bursty traffic. This data traffic dynamicity is currently handled by implementing shared-memory based switching systems. However, the efficiency of shared-memory based switches severely drops with increase in memory size and speed capacity due to several limitations, such as high memory bandwidth requirements, segregations of memory space, and centralized control of switching functions.
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This invention suggests ways to resolve the memory-speed (i.e., scalability) limitation of shareable parallel memory module based internet switches. Using a sliding-window based switching system, this technology enables assignment of independent, parallel and decentralized memory locations to the incoming packets using a multidimensional array and queuing techniques. 
